Europaisches Patentamt

European Patent Office

Office européen des brevets



EP 0 997 769 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication 03.05.2000 Bulletin 2000/18

(51) Int. CL7. G02F 1/1362

(11)

- (21) Application number. 99308296.5
- (22) Date of filing: 21.10.1999
- (84) Designated Contracting States: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE Designated Extension States AL LT LV MK RO SI
- (30) Priority. 28.10.1998 JP 30746598
- (71) Applicant: SONY CORPORATION Tokyo (JP)
- (72) Inventors
 - Sato, Takusei Shinagawa-ku, Tokyo (JP)
 - Abe, Fumiaki Shinagawa-ku, Tokyo (JP)


- Hashimoto, Yoshihiro Shinagawa-ku, Tokyo (JP)
- Koike, Satofumi Shinagawa-ku, Tokyo (JP)
- Uchino, Katsuhide Shinagawa-ku, Tokyo (JP)
- Hayashi, Yuji Shinagawa-ku, Tokyo (JP)
- lida, Masayuki Shinagawa-ku, Tokyo (JP)
- (74) Representative
 Nicholls, Michael John
 J.A. KEMP & CO.
 14, South Square
 Gray's Inn
 London WC1R 5LX (GB)

(54) Active matrix liquid crystal display device

Provided is a liquid crystal display device as so (57)constructed that the scattered or reflected incident rays and even the return rays are prevented from entering the transistor part. The device is free from the problem of photoelectric current leakage. The device comprises an active substrate with a pixel transistor TFT thereon and a counter substrate that faces the active substrate via liquid crystal therebetween, wherein light-shielding layers (upper light-shielding layer, and lower lightshielding layer) are formed to be adjacent to the side of the pixel transistor part that faces the counter substrate and adjacent to the side thereof that faces opposite to the counter substrate and wherein the upper lightshielding layer and the lead electrode shield the entire region except the pixel openings from the incident rays that enter the device through the counter substrate

FIG. 2

OUTLINE OF THE EFFECT OF THE INVENTION



EP 0 997 769 A2

Description

[0001] The present invention relates to a liquid crystal display device, precisely, to that comprising an active substrate with a pixel transistor. TFT, thereon and a 5 counter substrate facing the active substrate via liquid crystal therebetween.

[0002] A liquid crystal display device has heretofore been known, which comprises an active substrate as prepared by forming a TFT (thin film transistor) on a substrate of, for example, glass or quartz, and a counter substrate that faces the active substrate via liquid crystal therebetween

[0003] As a rule, the device of that type receives the rays from a light source through its counter substrate. The rays, if entering the pixel transistor in the device, will deteriorate image quality through contrast depression or flickering owing to photoelectric current leakage.

[0004] The sensitivity of polycrystalline Is (poly-Is) is not so high, as compared with that of amorphous Is (a-Is). However, recent liquid crystal display devices with poly-is-TFTs are often used in the presence of a large quantity of light, for example, as in projectors, and photoelectric current leakage is not negligible even in those devices with poly-is-TFTs.

Therefore, with the devices with poly-Si-TFTs, the problem of image quality deterioration through contrast depression or flickering owing to photoelectric current leakage comes into question.

One related technique of preventing ray penetration into the pixel transistor through the counter substrate comprises disposing a black matrix B adjacent to the counter substrate 2, as in Fig. 1A, As illustrated, the black matrix B acts to shield the pixel transistor from the incident rays. In this structure, however, it is impossible to prevent a part of the incident rays L2 having scattered or reflected, from entering the pixel transistor 7, even though the straight incident rays L1 could be blocked by the black matrix B. To overcome this problem, we the present inventors previously proposed a technique of disposing a black matrix above the transistor on the side of the active substrate 1 facing the counter substrate 2. but not just below the counter substrate 2 to be adjacent thereto, as in Fig. 1B. In this structure, the black matrix is nearer to the transistor, by which the incident rays going into the transistor could be reduced more effectively (see Japanese Patent Laid-Open No. 262494/1996) As illustrated in Fig. 1B, the incident rays. L2 having scattered or reflected could be prevented from entering the pixel transistor 7. In this proposal, the 50. black matrix is in two sites, both acting as a light-shielding layer

[0006] As shown, however, a part of the passing rays L3 having reflected in the optical system produces return rays (stray rays) that enter the transistor through the active substrate. In any structure, it is impossible to prevent the return rays (stray rays), L3 from entering the transistor part 7.

[0007] In particular, in a liquid crystal display device with a top-gate-structured or planar-structured poly-Is-TET the active layer of the transistor is formed on the active substrate to be the lowermost layer thereon (opposite to the counter substrate). In this, therefore, the rays running toward the active substrate directly enter the active layer of the transistor, thereby causing photoelectric current leakage.

[0008] The present invention is to solve the problems noted above, and its object is to provide a liquid crystal display device in which the incident rays having scattered and reflected and even the return rays as above are prevented from entering the transistor part and which is therefore free from the problem of photoelectric current leakage.

The liquid crystal display device of the inven-[0009] tion comprises an active substrate with a pixel transistor. TFT thereon and a counter substrate that faces the active substrate via liquid crystal therebetween wherein a light-shielding layer is formed both adjacent to the side of the pixel transistor part that faces the counter substrate and adjacent to the side thereof that faces opposite to the counter substrate and wherein the lightshielding layer that faces the counter substrate is in at least two sites relative to the incident rays running thereinto through the counter substrate so as to block all the incident rays toward the region except the pixel openings. Depending on its overlapping condition, the lightshielding layer that is in at least two sites is so constituted that it can block all rays toward the region except the pixel openings in the device.

[0010] According to the invention, the light-shielding layer is formed both adjacent to the side of the pixel transistor part that faces the counter substrate and adjacent to the side thereof that faces opposite to the counter substrate. Therefore, as graphically shown in Fig. 2, even the return rays (L3) can be blocked by the light-shielding layer (lower light-shielding layer 5) disposed on the side (light emitting side) opposite to the counter substrate, and the device is not troubled by photoelectric current leakage to be caused by the rays erroneously entering the pixel transistor part

[0011] The invention will be further described by way of example with reference to the accompanying drawings, in which:-

Fig. 1A and Fig. 1B are graphical views showing the problem in the related art.

Fig. 2 is a graphical view showing the action of the device of the invention

Fig. 3 is a cross-sectional view showing the constitution of the first embodiment of the invention

Fig. 4 is a plan view showing the constitution of the first embodiment of the invention.

Fig. 5 is a plan view showing the constitution of the third embodiment of the invention.

[0012] Preferred embodiments of the invention are described concretely and in more detail with reference to the drawings. Naturally, however, the invention is not limited to the embodiments described and illustrated hereinunder.

Embodiment 1

[0013] The cross-sectional view and the plan view of the constitution of this embodiment are in Fig. 3 and Fig. 4 respectively. In the device of this embodiment, used is a high-temperature polysilicon TFT as the pixel transistor, which, however, is not limitative. Naturally, any other types of the device having, for example, a low-temperature polysilicon TFT or an a-silicon TFT could produce the same results as herein. (The same shall apply to the other embodiments to be mentioned hereunder.)

[0014] Fig. 3 is referred to Therein illustrated is an active matrix-type liquid crystal display device of one embodiment of the invention. This comprises a substrate 1 with a pixel transistor TFT thereon (that is, the substrate 1 is of quartz, having TFT thereon), and a counter substrate 2 of, for example, glass. A liquid crystal component 3 of, for example, twisted namatic liquid crystal is sandwiched between the substrate 1 and the counter substrate 2. The counter substrate 2 is provided with a counter electrode 6 of, for example, ITO

The substrate 1 has a pixel electrode 8 of, for example, ITO, on a CMP-planarized layer 100 of, for example, an inorganic insulating film, while having a lower layer of TFT (thin film transistor) 7 below and adjacent to the layer 100. In this embodiment, the TFT 7 is a top-gate-structured TFT, acting as a switching element for driving the pixel electrode 8. In this embodiment, the TFT 7 has a thin semiconductor film 10 of polysilicon that acts as an active layer. The thin semiconductor film 10 is of a first polysilicon layer (1polySi). A gate G is formed on the thin semiconductor film 10 via a gateinsulating film 11 of SiO₂ or the like therebetween. The gate G is of a second polysilicon layer (2polySi). The TET 7 has a source region S and a drain region D on both sides of the gate G. In this embodiment, the source region S and the drain region D both have an LDD region at their facing ends, and are connected with lead electrodes 12A and 12B, respectively. The lead electrodes 12A and 12B are made of, for example, an aluminium material of aluminium or the like

[0016] The thin semiconductor film 10 has an auxiliary dapacitance 13 (Cs) as formed therein. The auxiliary papacitance 13 (Cs) is formed of the first polysition layer ("polySi) that constitutes the thin semiconductor film 10 of TFT 7 and the second polysition layer apolySi) that constitutes the thin semiconductor film 14 of gate 3, via an insulating tim of for example SiG-

that constitutes the gate-insulating film 11 therebetween.

[0017] In the interlayer moiety between the upper layer moiety having the pixel electrode 8 and the lower layer moiety having the TFT 7, formed are light-shielding layers 4M and 4P. These light-shielding layers are so positioned above the TFT 7 as to face the counter substrate 2, or that is, these are positioned on the side that receives the incident rays from a light source. As the to case may be, they may be referred to as "upper lightshielding layers" or "first light-shielding layers". In this embodiment, the light-shielding mask layer 4M and the light-shielding pad layer 4P are the upper light-shielding layers, as illustrated. In that manner, the incident rays that enter the device through the counter substrate are completely blocked by the two upper light-shielding layers (the light-shielding mask layer 4M and the lightshielding pad layer 4P) and by the lead electrodes 12A and 12B, overlapping with each other, (these are made of aluminium herein) in all regions except the pixel openings. In this embodiment, the light-shielding mask ayer 4M and the light-shielding pad layer 4P are both of a metal film of a conductive material of, for example, Ti or the like. The light-shielding mask layer 4M is patterned in series in the direction of pixel rows, at least partially shielding the TFT 7 from the rays running toward it. The light-shielding pad layer 4P is separately patterned for each pixel, being contacted with the pixel electrode. These light-shielding mask layer 4M, lightshielding pad layer 4P, and lead electrodes 12A and 12B, overlapping with each other, completely block the incident rays that enter the device through the counter substrate in all regions except the pixel openings.

[0018] On the other hand, another light-shielding layer 5 is formed below the pixel transistor part on the side opposite to the counter substrate. As the case may be, this may be referred to as a "lower light-shielding layer" or "second light-shielding layer". At least the facing source/drain edges in the pixel transistor are shielded from light by this lower light-shielding layer. In the thus-shielded source/drain edges, formed are the LDD regions 71 and 72 mentioned hereinabove.

[0019] In Fig. 4, the lower light-shielding layer 5 is specifically designated by the shadow area. In this, the reference numeral 10 indicates the first polysilicon layer for the pixel, 141 indicates the second polysilicon layer for the gate line, 142 indicates the second polysilicon layer for the auxiliary capacitance Cs, and 15 indicates a signal line (this is made of aiuminium herein)

[0020] In this embodiment, the lower light-shielding tye: 5 is made of a nigh-mething-point metal silicide. For the layer 5, especially preferred is a film of WSI naving a thickness of 200 nm.

[0021] The lower light-shielding layer 5 is so patterned herein that it may shield at least the region of the facing source/drain edges ± 2.0 um in the pixel transistor (TET 7) from the rays running toward it. The lower light-shielding layer 5 is earthed to GND.

[0022] It is desirable that the region of the facing source/drain edges in the pixel transistor (TFT 7) to be shielded from the rays running toward it covers at least the edge of the gate G \pm 0.5 $\mu m_{\rm c}$ more preferably \pm 1.0 $\mu m_{\rm c}$

[0023] If desired, the lower light-shielding layer 5 may be so extended to the lower part below the channel region in the transistor molety that it can integrally cover the channel region.

[0024] Moreover, where the lower light-shielding layer 5 is extended outside the pixel region in order to earth it to GND, the layer 5 may be extended to the region beyond the gate line of the pixel transistor. This is effective for relaxing the layer height difference in the pixel transistor structure and for reducing the stress to the gate line. The interconnection of that mode can be attained because the upper light-shielding layers noted above completely shield the pixel transistor in all regions except the pixel openings from the incident rays that enter the device.

[0025] In this embodiment, an insulating layer 9 of NSG having a thickness of 600 nm is layered over the lower light-shielding layer 5 through AP-CVD. Over the layer 9, further layered is polysilicon through LP-CVD. This is the first polysilicon layer (1polySi) for the thin semiconductor film 10, and forms the active layer for the TET 7.

In order to attenuate the parasitic capaci-[0026] tance from the adjacent interconnections to the lower light-shielding layer 5, it is desirable that the lower lightshielding layer 5 and the pixel transistor-forming layer (thin semiconductor film 10) are spaced by a thick film of the insulating layer 9 and that the film of the insulating layer 9 is as thick as possible like herein. As a rule, it is desirable that the thickness of the film of the insulating layer 9 is not smaller than 100 nm, more preferably from 200 to 1500 nm. In this embodiment, the insulating layer 9 is of NSG having a thickness of 600 nm as mentioned previously Regarding its material, the insulating layer may be of an SiO₂ film, an SiN film or the like to be formed through LP-CVD, AP-CVD or p-CVD. Preferred are films of TEOS or HTO to be formed through LF-CVD, or NSG, PSG or BPSG to be formed through AP-CVD, or their laminates. After formed, the insulating film. 9 may be annealed for densifying its structure. Annealing the film 9 may be effected at 1000°C for 60 minutes or so, by which the lower light-shielding layer 5 could be prevented from being deteriorated in the subsequent steps.

[0027] It is desirable that the lower light-shielding layer 5 has a low resistivity of not larger than 100 Ω /square, more preferably not larger than 10 Ω /square in order not to be influenced so much by the coupling capacitance from the adjacent interconnections

[0028] In order to prevent light leakage from the transistor the lower light-shielding layer 5 shall have a transmittance of generally not larger than 50 % at least for the light failing within a wavelength range of from 400

to 500 nm. Preferably, the transmittance through the layer 5 is not larger than 10 %. More preferably, it is as small as possible, for ensuring higher light-shielding capabilities of the layer 5.

[0029] The thickness of the lower light-shielding layer 5 is not specifically defined, provided that the layer 5 satisfies the requirements for the resistance and the light-shielding ability as above. In practical use, the layer 5 may have a thickness of from 10 to 1000 nm, and preferably from 100 to 400 nm.

[0030] In consideration of the process conformity in forming the polysilicon transistor above the lower light-shielding layer 5, high-melting-point metals and compounds of such metals are preferred for the material for the lower light-shielding layer 5. For example, employable are W. Mo, Pt, Pd, Ti, Cr and their silicides.

On the other hand, for the upper light-shielding layers of mask layer 4M and pad layer 4P, preferred are conductive materials of, for example, metals such as titanium. Specifically, the light-shielding mask layer 4M shall have a fixed potential, which is, for example, equal to the potential of the counter electrode 6, while the light-shielding pad layer 4P shall be so interposed between the pixel electrode 8 and the lead electrode 12B as to enhance the electric connection between the two (see Fig. 3). These upper light-shielding layers could be so defined that their transmittance within a visible ray range of wavelength from 400 to 700 nm is not larger than 1 %, preferably not larger than 0.1 %. For the material for the layers, for example, employable are metals such as Cr. Ni, Ta. W. Al, Cu. Mo. Pt and Pd. in addition to Ti noted above, and also their alloys and silicides. The thickness of the layers is not specifically defined. provided that the layers satisfy the requirement for the intended light-shielding capabilities. In general, the layers may have a thickness of at least 50 nm. The lightshielding mask layer 4M and the light-shielding pad layer 4P may be made of the same material.

[0032] The pixel transistor may have a double-gate structure. In that case, at least two source/drain edges in both the signal line area and the pixel area shall be shielded from light.

[0033] Without being limited to the pixel transistor as herein, driving circuit transistors for driving pixel transistors could be shielded from light in the same manner as herein. The transistors shielded from light could be protected from photo-carriers.

Embodiment 2

[0034] This embodiment is the same as Embodiment 1, except that the lower light-shielding layer 5 is connected with the gate G in every stage.

[0035] Though the lower light-shielding layer 5 is spaced from the active layer of the pixel transistor via the thick insulating film 9 of an NSG film as formed through AP-CVD, it will have a weak gate influence on the active layer of the thin semiconductor film 10 (first

polysilicon layer, 1 polySi) in Embodiment 1. Therefore when the layer 5 is earthed to GND as in Embodiment 1, the ON current running through the transistor will decrease in some degree. As opposed to that the lower light-shielding layer 5 is connected with the gate G in this embodiment, and the ON current reduction in the transistor could be prevented.

Empodiment 3

[0036] The plan view of this embodiment is shown in Fig. 5. In this embodiment, the lower light-shielding layer 5 is spaced for each pixel unit into lower light-shielding layers 51, 52.—each corresponding to each pixel unit. Each lower light-shielding layer shall be—15 enough for completely covering the LDD regions in each transistor and shielding them from light, as in Embodiment 1. In this embodiment, the lower light-shielding layers 51, 52.—... are separately connected with the gate G in each pixel. The others are the same as in—29 Embodiment 1.

[0037] As described hereinabove, the liquid crystal display device of the invention is so constructed that the scattered or reflected incident rays and even the return rays are prevented from entering the transistor part. Therefore, the device is free from the problem of photoelectric current leakage.


[0038] While the invention has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope thereof.

Claims

- A liquid crystal display device comprising an active substrate with a pixel transistor thereon, a counter substrate that faces said active substrate and is bonded thereto via a predetermined space therebetween, and a liquid crystal component as sealed in said predetermined space, wherein.
 - a first light-shielding layer is formed adjacent to the side of said pixel transistor that faces the counter substrate, and a second light-shielding layer is formed adjacent to the side thereof that faces opposite to the counter substrate, and said first light-shielding layer shields the entire region except the pixel openings from the incident rays that enter the device through the tourter substrate.
- The liquid crystal display device as claimed in claim to wherein said pixel transistor is a thin film transistor (TFT).
- The liquid crystal display device as plaimed in plaim.
 for 2 wherein at least the facing source/drain.

- edges in said pixel transistor are shielded from light by said second light-shielding layer
- The liquid crystal display device as claimed in claim 3, wherein LDD regions are formed adjacent to the light-shielded source/drain edges.
- The liquid crystal display device as claimed in claim 1, 2, 3 or 4 wherein said second light-shielding layer is earthed.
- The liquid crystal display device as claimed in claim 1, 2, 3, 4 or 5 wherein said second light-shielding layer is connected with a gate line.
- 7. The liquid crystal display device as claimed in any one of the preceding claims, wherein said second light-shielding layer is formed below the pixel transistor-forming layer via an insulating film having a thickness of from 200 to 1500 nm therebetween.
- 8. The liquid crystal display device as claimed in any one of the preceding claims, wherein said second light-shielding layer has a resistivity of not larger than 100 Ω /square
- 9. The liquid crystal display device as claimed in any one of the preceding claims, wherein said second light-shielding layer has a transmittance of not larger than 50% at least for the light falling within a wavelength range of from 400 to 500 nm
- 10. The liquid crystal display device as claimed in any one of the preceding claims, wherein said first lightshielding layer is in at least two sites by which the incident rays that enter the device through the counter substrate are blocked.
- The liquid crystal display device as claimed in any one of the preceding claims, wherein said pixel transistor is a polycrystalline Is-TFT






)

FIG. 2

OUTLINE OF THE EFFECT OF THE INVENTION





₹ 2 CONSTITUTION OF EMBODIMENT 1 (CROSS SECTION) 9 128 (9 2) 6

)

8

FIG. 4





EP 0 997 769 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3 07.08.2002 Bulletin 2002/32

(51) Int Ol./: G02F 1/1362

(11)

- (43) Date of publication A2 03.05.2000 Bulletin 2000/18
- (21) Application number: 99308296.5
- (22) Date of filing. 21.10.1999
- (84) Designated Contracting States:
 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
 MC NL PT SE
 Designated Extension States
 AL LT LV MK RO SI
- (30) Priority. 28.10.1998 JP 30746598
- (71) Applicant SONY CORPORATION Tokyo (JP)
- (72) Inventors
 - Sato, Takusei
 Shinagawa-ku, Tokyo (JP)
 - Abe, Fumiaki
 Shinagawa-ku, Tokyo (JP)


- Hashimoto, Yoshihiro Shinagawa-ku, Tokyo (JP)
- Koike, Satofumi Shinagawa-ku, Tokyo (JP)
- Uchino, Katsuhide Shinagawa-ku, Tokyo (JP)
- Hayashi, Yuji Shinagawa-ku, Tokyo (JP)
- Iida, Masayuki Shinagawa-ku, Tokyo (JP)
- (74) Representative. Nicholls, Michael John J.A. KEMP & CO.
 14. South Square Gray's Inn London WC1R 5JJ (GB)

(54) Active matrix liquid crystal display device

Provided is a liquid crystal display device so constructed as to prevent scattered or reflected incident rays and even the return rays from entering the transistor part. The device is free from the problem of photoelectric current leakage. The device comprises an active substrate with a pixel transistor TFT thereon and a counter substrate that faces the active substrate via liquid crystal therebetween, wherein light-shielding layers (upper light-shielding layer, and lower light-shielding layer) are formed to be adjacent to the side of the pixel transistor part that faces the counter substrate and adjacent to the side thereof that faces opposite to the counter substrate and wherein the upper light-shielding layer and the lead electrode shield the entire region excent the pixel openings from the incident rays that enter the device through the counter substrate

FIG. 2

OUTLINE OF THE EFFECT OF THE INVENTION





PARTIAL EUROPEAN SEARCH REPORT

Application Number

which under Rule 45 of the European Patent ConventionEP 99 30 8296 shall be considered, for the purposes of subsequent proceedings, as the European search report

	DOCUMENTS CONSIDERE			
Category	Citation of document with indicate of relevant passages	where appropriate.	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.GI.7)
x >, x	WO 98 16868 A (MURADE M CORP (JP)) 23 April 199 -& US 6 297 862 B1 2 October 2001 (2001-1 * column 21, line 26 - * * column 15, line 28 - figures 9,10 * * column 8, line 8 - li * column 10, line 1 - c * column 15, line 5 - l WO 99 30370 A (YASUKAWA EPSON CORP (JP)) 17 Jun -& EP 0 991 126 A 5 April 2000 (2000-04- * paragraph '0114! - pa figures 6-9 * * paragraph '0084! *	8 (1998-04-23) 0-02) line 47: figure 16 column 16. line 41; ne 26 * olumn 13. line 5 * ine 12 * MASAHIRO : SEIKO e 1999 (1999-06-17) 05)	1-3,5,7	GO2F1/1362 TECHNICAL FIELDS SEARCHED (INI CI 7)
				GO2F
				HOIL
l			· 	
	MPLETE SEARCH			
tot combine carried Claims se 1-9 Claims se	on Division considers that the present applica visit in EPC to such an extent that a mean lout, or can only be carried out partially, for the arched completely. If I arched incompletely. I scarched	ngful search into the state of the arti-	s-co Dannot	
	or the limitation of the search	:		
sear	wording of claim 10 is otherwise technical feature (c. 84 EPC).		ined	
	₹30e 01 903 ₹	state of completion of the search		rakaminer
	MUNICH	10 June 2002	Fra	nk, W
CA	ATEGORY OF CITED DOCUMENTS	Til theory or phonoci Bill earlier patent do	e underlying the is	nventra sced in ac
Y part dutus Alteroir	pularly reevant in taken ak ne pularly ip evinnt in combine biw thiphomer ment in the same caregon no rgi lat pack ground	Discourrent ored to do the control of the control o	te n the aboksation	** **** V
O	-written discrusive mediate vicci ner f	ik member di ers. Jodunern	arre usterriami y	, somespecialing

2



PARTIAL EUROPEAN SEARCH REPORT

Application Number

EP 99 30 8296

	DOCUMENTS CONSIDERED TO BE RELEVAN C:ation of document with indication, where appropriate,	CLASSIFICATION OF THE APPLICATION (Int.C! 7)	
Categor	of relevant passages	Relevant to claim	
A D	EP 0 733 929 A (SCNY CORP) 25 September 1996 (1996-09-25) * the whole document * & JP 08 262494 A 11 October 1996 (1996-10-11)	1-9.11	
A	PATENT ABSTRACTS OF JAPAN vol. 017, no. 448 (P-1594). 17 August 1993 (1993-08-17) & JP 05 100250 A (SONY CORP). 23 April 1993 (1993-04-23) * abstract *	1-9,11	
			TECHNICAL FIELDS SEARCHED (Int.CL.)
	,		
	:		
	:		
	; !		
	:		
	!	!	
	į		
		:	
	!	!	
	İ		

3

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 99 30 8296

This annex lists the patent family members relating to the patent documents cited in the above-ment oned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

10-06-2002

Patent document cited in search report		Publication date		Patent family member(s)		Publication date	
WO 9816868	A	23-04-1998	₩0 US US	9815868 6297862 2002024622	81	23-04-1998 02-10-2001 28-02-2002	
WO 993037C	Α	17-06-1999	EP WO US	0991126 9930370 6232142	A1	05-04-2000 17-06-1999 15-05-2001	
EP 0733929	Α	25-09-1996	JP EP US	8262494 0733929 5708485	A2	11-10-1996 25-09-1996 13-01-1998	
JP 0510025	Q A	23-04-1993	JP	3143996	B2	07-03-2001	

g The more details about this annex, see Official Journal of the European Patent Office, No. 12:32